About This App
Design digital chips using Verilog code, simulate them, and watch them progress through a complete ASIC development workflow — synthesis, floorplanning, placement, routing, and timing analysis, the same stages real chips undergo before manufacturing. Makes chip design accessible and interactive on iPad and iPhone for students and engineers learning how silicon is actually built.
Available For
iPhoneiPadiOS 15+App Store
